

OUTLINES
 Local Power Management Aspects Processor Subsystem Communication Subsystem Bus Frequency and RAM Timing Active Memory Power Subsystem Battery DC – DC Converter
 Dynamic Power Management Dynamic Operation Modes Transition Costs Dynamic Scaling Task Scheduling Conceptual Architecture Architectural Overview



The power consumption of a wireless sensor network (WSN) is of crucial concern because of the scarcity of energy. Whereas energy is a scarce resource in every wireless device, the problem in WSNs is amplified for the following reasons:

- 1. The nodes are very small in size to accommodate high-capacity power supplies compared to the complexity of the task they carry out.
- 2. It is *impossible to manually change*, replace, or recharge batteries WSNs consist of a large number of nodes.
- 3. The size of nodes is still a constraining factor for renewable energy and

self-recharging mechanisms.

4. The failure of a few nodes may cause the entire network to fragment

prematurely.

POWER MANAGEMENT

- The problem of power consumption can be approached from *two angles*:
 - Develop energy-efficient communication protocols
 - self-organization, medium access, and routing protocols.
 - Identify activities in the networks that are both wasteful and unnecessary then mitigate their impact.
- Most inefficient activities are results of non-optimal configurations in hardware and software components:
 - e.g., a considerable amount of energy is wasted by an idle processing or a communication subsystem.
 - A radio that aimlessly senses the media or overhears while neighboring nodes communicate with each other consumes a significant amount of power.









LOCAL POWER MANAGEMENT ASPECTS The first step is the understanding of how power is consumed by the different subsystems of a wireless sensor node: Wasteful activities to be avoided and to frugally budget power One to estimate the overall power dissipation rate in a node and how this rate affects the lifetime of the entire network In the following subsections, a mode detail observation into the different . subsystems of a node is made: • Processor Subsystem o Communication Subsystem o Bus Frequency and RAM Timing o Active Memory • Power Subsystem Battery DC – DC Converter



0	Active clock domains				Oscillators		Wake up sources						
Mode	clk _{CPU}	cik _{flash}	clk _{io}	clk _{adc}	clk _{ASY}	Main Clock Source Enabled	Timer Osc Enabled	INT7	TWI Addr. Match	Timer	EEPROM Ready	ADC	Other I/O
Idle			Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
ADC noise red.				Х	х	Х	Х	Х	Х	Х	Х	х	
power down								Х	Х				
Power save					х		x	x	х	х			
standby						x		x	х				
Ext. standby						x	x	х	х	х			

- The idle mode stops the CPU
 - While allowing the SRAM, Timer/Counters, SPI port and interrupt system to continue functioning.
- The power down mode saves the registers' content
 - While freezing the oscillator and disabling all other chip functions until the next interrupt or Hardware Reset.









in some	e cheap tr	ansceivers, even	when at the maximu	im transmission po
mode, i	more than	60% of the su	pply DC power is dis	sipated in the form
useless	heat.			
For exa	mple. the	Chipcon CC2420	transceiver has eight	programmable out
		(24 ID		programmable out
power le	evels rangi	ng from -24 dBn	n to 0 dBm.	
C	hincon CC24	20: Output power setti	ngs and typical current consu	motion at 2 45 GHz
C	mpcon CC24.	20. Output power setu	ingo and typical carrent consu	inpuon at 2.45 GHz
PA	Ou	itput power	Current consumption	Power consumption
PA level	Ou dBm	tput power mW	Current consumption mA	Power consumption' mW
PA level 31	Ou dBm 0	itput power mW	Current consumption mA 17.4	Power consumption' mW 31.32
PA level 31 27	0 0 0 0 0	1 0.794328235	Current consumption mA 17.4 16.5	Power consumption' mW 31.32 29.7
PA level 31 27 23	0 0 -1 -3	1 0.794328235 0.501187234	Current consumption mA 17.4 16.5 15.2	Power consumption' mW 31.32 29.7 27.36
PA level 31 27 23 19	0 0 -1 -3 -5	1 0.794328235 0.501187234 0.316227766	Current consumption mA 17.4 16.5 15.2 13.9	Power consumption mW 31.32 29.7 27.36 25.02
PA level 31 27 23 19 15	0 0 -1 -3 -5 -7	1 0.794328235 0.501187234 0.316227766 0.199526231	Current consumption mA 17.4 16.5 15.2 13.9 12.5	Power consumption' mW 31.32 29.7 27.36 25.02 22.5
PA level 31 27 23 19 15 11	0 0 0 0 -1 -3 -5 -7 -10	1 0.794328235 0.501187234 0.316227766 0.199526231 0.1	Current consumption mA 17.4 16.5 15.2 13.9 12.5 11.2	Power consumption' mW 31.32 29.7 27.36 25.02 22.5 20.16
PA level 31 27 23 19 15 11 7	0 -1 -3 -5 -7 -10 -15	1 0.794328235 0.501187234 0.316227766 0.199526231 0.1 0.031622777	Current consumption mA 17.4 16.5 15.2 13.9 12.5 11.2 9.9	Power consumption mW 31.32 29.7 27.36 25.02 22.5 20.16 17.82
PA level 31 27 23 19 15 11 7 3	0 -1 -3 -5 -7 -10 -15 -25	1 0.794328235 0.501187234 0.316227766 0.199526231 0.1 0.031622777 0.003162278	Current consumption mA 17.4 16.5 15.2 13.9 12.5 11.2 9.9 8.5	Power consumption' mW 31.32 29.7 27.36 25.02 22.5 20.16 17.82 15.3







- The refresh interval:
 - \circ a measure of the number of rows that must be refreshed
 - a low refresh interval corresponds to a high clock frequency
 - o a higher refresh interval corresponds to a low clock frequency
- Consider two typical values: 2K and 4K
 - 2K: *refreshes more cells* at a low interval and completes the process faster, thus it *consumes more power*
 - 4K: refreshes less cells at a slower frequency, but it consumes less power
- A DRAM memory unit can be configured to operate in one of the following power modes:
 - $\circ \quad \text{temperature-compensated self-refresh mode}$
 - \circ partial array self-refresh mode
 - \circ $\,$ power down mode $\,$









Parameters of RAM timing						
Parameter	Description					
RAS	Row Address Strobe or Row Address Select					
CAS	Column Address Strobe or Column Address Select					
RAS	A time delay between the precharge and activation of a row					
$t_{\rm RCD}$ The time required between RAS and CAS access						
t _{CL} CAS latency						
$t_{\rm RP}$ The time required to switch from one row to the next row						
t _{CLK} The duration of a clock cycle						
Command rate	The delay between Chip Select (CS)					
	The delay between emp select (es)					
Latency	The total time required before data can be written to or read from memory					
Latency When a RAM is up to the <i>neare</i>	The total time required before data can be written to or read from memor accessed by <i>clocked logic</i> , the times are generally rounded est clock cycle					
Latency When a RAM is up to the <i>neare</i> o for exam	The total time required before data can be written to or read from memor accessed by <i>clocked logic</i> , the times are generally rounder <i>est clock cycle</i> ple, when accessed by a 100-MHz processor (with 10 ns clock					
Latency When a RAM is up to the <i>neare</i> o for exam duration)	The total time required before data can be written to or read from memor accessed by <i>clocked logic</i> , the times are generally rounded <i>est clock cycle</i> ple, when accessed by a 100-MHz processor (with 10 ns clock , a 50-ns SDRAM can perform the first read in 5 clock cycles					
Latency When a RAM is up to the <i>neare</i> o for exam duration) and addit	The total time required before data can be written to or read from memor accessed by <i>clocked logic</i> , the times are generally rounded <i>est clock cycle</i> ple, when accessed by a 100-MHz processor (with 10 ns clock , a 50-ns SDRAM can perform the first read in 5 clock cycles ional reads within the same page every 2 clock cycles.					



POWER SUBSYSTEMS
The battery
 A wireless sensor node is powered by <i>exhaustible batteries</i>
• the main factor affect the quality of these batteries is <i>cost.</i>
 Batteries are specified by a rated current capacity, C, expressed in ampere-hour
 This quantity describes the rate at which a battery discharges without significantly affecting the prescribed supply voltage
 As the discharge rate <i>increases</i>, the rated capacity <i>decreases</i>
$_{\odot}$ Most portable batteries are rated at 1 ${\cal C}$
 This means a 1000 mAh battery provides 1000mA for 1 hour, if it is discharged at a rate of 1<i>C. e.g.</i>,
\clubsuit at a rate of 0.5 $\mathcal G$ providing 500mA for 2 hours.
at a rate of 2C, 2000mA for 30 minutes.



POWER SUBSYSTEMS

Drawing current at a rate greater than the discharge rate results in a current consumption rate higher than the rate of diffusion of the active elements in the electrolyte. If this process continues for a long time, the electrodes run out of active material even though the electrolyte has not yet exhausted its active materials. This situation can be overcome by intermittently drawing current from the battery.

by intermittently using the battery, it is possible during quiescent periods to increase the diffusion and transport rates of active ingredients and to match up the depletion created by excessive discharge



because of this potential for recovery, the capacity reduction can be undermined and the operating efficiency can be enhanced



















Configuration	Processor	Memory	Sensing subsystem	Communication subsystem	
P_0	Active	Active	On	Transmitting/receiving	
P_1	Active	On	On	On (transmitting)	
P_2	Idle	On	On	Receiving	
P_3	Sleep	On	On	Receiving	
P_4	Sleep	Off	On	Off	
P_5	Sleep	Off	Off	Off	
		P_1			
Powe			P_3 P_4		



DYNAMIC	OPFRATION	MODES
DINAMO	OI LIVATION	

Transition Cost

Suppose:

- Each subsystem of a wireless sensor node operates in just two different power modes only, it can be either *on* or *off.*
- Moreover, assume that the transition from on to off does not have an associated power cost
- But the reverse transition (from *off* to *on*) has a cost in terms both of power and a time delay.
- These costs are justified if the power it saves in the *off* state is large enough.
- In other words, the amount of the *off* state power is considerably large and the duration of the *off* state is long
- It is useful to quantify these costs and to set up a transition threshold

DYNAMIC OPERATION MODES **Transition Cost** Suppose: The minimum time that a subsystem stays in an off state is toff The power consumed during this time is Poff The transition time is toff,on The power consumed during the transition is poff,on The power consumed in an on state is Pon. Hence: $P_{\text{off}} \cdot t_{\text{off}} + P_{\text{off,on}} \cdot t_{\text{off,on}} \ge P_{\text{on}} \cdot (t_{\text{off}} + t_{\text{off,on}})$ Eq. 1 Therefore, toff is justified if: $t_{\rm off} \ge \max\left(0, \frac{\left(P_{\rm on} - P_{\rm off,on}\right) \cdot t_{\rm off,on}}{P_{\rm on} - P_{\rm off}}\right)$ Eq. 2

DYNAMIC OPERATION MODESTransition CostEquations 1 and 2 can describe a subsystem with *n* distinct operationalpower modesIn this case a transition from any state *i* into *j* is described as *ti,j*Hence, the transition is justified if Equation 3 is satisfied $t_j \ge \max\left(0, \frac{\left(P_i - P_{j,k}\right)t_{i,j}}{P_i - P_j}\right)$ Eq. 3

where tj is the duration of the subsystem in state j